(54 (75) TIME BASE CORRECTOR Toyohiko Matsuta, Katano; Tokikazu Matsumoto, Osaka, both of Japan Matsushita Electric Industrial Co., Ltd., Osaka, Japan Appl. No.: 670,580 (22 Filed: Mar. 18, 1991 (30) Foreign Application Priority Data Mar. 22, 1990 Nov. 9, 1993 U.S. Patent --N Nov. 9, 1993 Sheet 7 of 8 5,260,839 A digital TBC using a digital memory is also available as one of the main modern TBC's. An example of this type of TBC is found as disclosed in the U.S. Pat. No. 4,120,000. According to the TBC of this type, a video signal from a VTR is A/D converted by using a clock rate which follows a detected time base error and the A/D converted signal is written into the memory by using the same clock rate so that the time base error is corrected. The signal is read from the memory by using a clock which is obtained by phase modulating a refer ence clock in accordance with the quantity of a velocity error. The velocity error is corrected to obtain an out put signal free from time base variations by D/A con verting the signal which has been read from the mem ory by using the same clock.
| -----------? ---------------------
According to the above method, however, the digital data before the D/A converter includes a velocity er ror. Therefore, there arises such an inconvenience that an attempt to carry out other processing in the state of digital data before the D/a converter will not be suc cessful.
In order to solve the above problem, there is a TBC which uses an adaptive interpolation filter, as disclosed in the U.S. Pat. No. 4, 905, 10 . This TBC corrects time base errors in a digital signal with an interpolation filter after an input signal has been converted into a digital signal in a predetermined sampling period.
However, the structure of absorbing such a large time base error as a skew in this method can not be said to be an idle one from the viewpoint of its circuit scale.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a time base corrector which can obtain a digital signal free from time base variations in a predetermined sam pling period and which has a wide correction range, unlike the conventional time base corrector.
It is a second object of the present invention to pro vide a time base corrector having a reduced circuit scale for an interpolation unit which is structured to process a time base multiplex signal.
In order to achieve the above objects, the time base corrector of the present invention comprises a clock generator for generating a clock signal having a prede termined time interval, an A/D converter for sampling an input signal by an output clock signal of the clock generator and converting the sampled signal into a digital signal, a memory for temporarily storing the digital signal obtained by the A/D converter, a write address generator for resetting an address of the mem ory each time when a horizontal synchronizing signal of the digital signal obtained by the A/D converter is detected, a time base error detecting unit for detecting a time base error of the digital signal obtained by the A/D converter and outputting the time base error infor mation obtained by an arithmetic processing based on the detected error, an interpolation unit for interpolat ing an amplitude of an output digital signal from the memory based on output time base error information from the time base error detecting unit to have a refer ence time base, and a D/A converter for converting an output of the interpolation unit into an analog signal by an output clock signal from the clock generator.
By having the above structure, it is possible to correct time base variations included in a video signal sampled in a predetermined time interval, without fluctuating the clock rate.
As a result, there occurs no inconvenience even if there is other digital signal processing system before the D/A converter, and a signal processing by high preci sion can be materialized with its great practical use. The signal is then con verted into a digital signal by the A/D converter 2 at a clock rate of a constant period outputted from a clock generator 7. An output from the A/D converter 2 is applied to a horizontal synchronizing (H. sync.) detec tor 4 to detect a synchronizing signal. A synchronizing detection signal produced from the H. sync. detector 4 is applied to a write address generator 5. The write address generator 5 produces an output write address to the memory 3 by the clock produced from the clock generator 7. When a synchronizing de tection signal is applied to the write address generator 5, the write address generator 5 resets a write address of 5,260,839 3 the memory. In other words, each time when a synchro nizing signal is detected, it is written by 1H from the header of the memory. For example, the memory 3 comprises three line memories having a capacity of Meanwhile, an output from the AD converter 2 is applied to a time base error detector 6. The time base error detector 6 will be explained below with reference to FIGS. 3 and 5.
An output from the H. sync. detector 4 is applied to a time base error calculating circuit 52 from a terminal 51. A digital signal produced from the A/D converter 2 is also applied to the time base error calculating circuit 52 from a terminal 50. When a synchronizing signal has been detected, the time base error calculating circuit 52 detects a time base variation equal to or below one clock from any one of a color burst signal and a hori Zontal synchronizing signal. A case of using a horizontal synchronizing signal with this time base variation ex pressed as E1 is shown in FIG. 5 . This E and a time base variation Eo of 1H before produced from a line memory 53 are applied to a velocity error detector 54. In the mean time, a counter 56 counts clocks during a period from when the E0 has been detected till when the El has been detected, by using a clock applied from a terminal 55 and a synchronizing detection signal applied from a terminal 51, and applies a count value K to the velocity detector 54. By using the time k and Eo and E1, the velocity error detector 54 obtains a time HE of this 1H from the following expression:
The time base error TE is obtained from the time of the HE with respect to the accurate time Ho of the 1H, and this is detected from the velocity error detector 54.
TE= Ho-HE
The TE and Eo are applied to each of delay with 57 and 58 so that they are delayed to match the timing of read ing data from the memory 3. Then, the following ex pression is processed by a divider 60, adders 61 and 63 and a flip-flop 62, to obtain time base error information EoUT: where i is a value taken from a range of 0 to 858. i is 0 in the case of a header address of the line memory, and this can be realized by a structure of an integrator com prising the adder 61 and the flip-flop 62. The constant of 858 in the above expression is a number of clocks of 1H when the clock frequency is 13.5 MHz.
The TE in the above expression can take a value of 0 deliberately. When TE=0, it is not possible to correct a velocity error but it is possible to simplify the structure of the time base error detector 6. Further, a read address produced from a read address generator 8 by the memory 3 is sequentially applied to the interpolation filter 9. The read address generator 8 generates a read address by the clock produced from the clock generator 7. For example, when the clock frequency is 13.5 MHz, 1H becomes 858 samples. Therefore, after the 858 data is read out, the address is reset to the header address of the next line memory.
An output from the memory 3 applied to the interpo lation filter 9 is produced after interpolating the ampli tude of the input signal based on the time base error information obtained by the time base error detector 6.
The principle of the interpolation filter 9 will be briefly explained below. An output V(t) of the interpo lation filter 9 at a desired time t is obtained from a sam ple value V(KT) which is near the output V(t) by the following expression:
where T is a sampling interval and S(t) is an interpola tion function, taking an impulse response of a cosine roll-off LPF, for example.
Description will be made below with reference to an example of the configuration of the interpolation filter 9 and a set of data is produced from the selector 33 based on the input information. Data selected by the selector 33 is applied to each of multipliers 37 to 40.
Time base error of one clock time or below produced from the time base error processing circuit 35 is applied to a ROM 36. The ROM 36 generates coefficients of impulse response for interpolation based on time base error of inputted one clock time or below, and applies the coefficients to the multipliers 37 to 40.
The multipliers 37 to 40 multiply data with the coeffi cients and produce the results to an adder 41. The adder 41 adds the outputs from the multipliers 37 to 40 and produces an output of the interpolation filter 9 from the 60 terminal 42.
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As a result, a signal outputted from the interpolation filter 9 becomes a signal having a reference time base.
The output from the interpolation filter 9 is applied to a D/A converter 10 and is converted into an analog signal by a clock of a constant time interval produced from the clock generator 7. The converted analog sig nal is produced as a time-base variation corrected signal from a terminal 11. 5,260,839 5 As described above, according to the present embodi ment, it is possible to detect time base variations from a signal which has been standardized by a clock of a constant time interval and to correct the time base vari ations by using an interpolation unit on the same clock. and 76, respectively. A clock of a constant period is produced from a clock generator 83. The clock frequency is set at 27 MHz, for example. An output from the clock generator 83 is con verted into a half frequency of 13.5 MHz by a frequency divider 84. The output of the frequency divider 84 is applied to a frequency divider 85 to further halve the frequency to 6.75 MHz. Further, the output of the fre quency divider 85 is applied to a frequency divider 86 to obtain a further halvened frequency of 3.375 MHz. Relationships of the above clocks are shown in FIGS. An output from the AD converter 74 is applied to the H. sync. detector 80 to detect a synchronizing signal. A synchronizing detection signal produced from the H. sync. detector 80 is applied to a write address generator 82.
The write address generator 82 produces write ad dresses and stores them in memories 78 and 79 by the clock produced from the frequency divider 84. The write address generator 82 resets the addresses stored in the memories 78 and 79 each time when a synchronizing signal is applied, in the same manner as the write ad dress generator 5 explained above in the first embodi ment. Digital signals are sequentially written in the memories 78 and 79 in accordance with the addresses produced from the write address generator 82.
In the mean time, an output from the AD converter 74 is applied to a time base error detector 81. The time base error detector 81 is the same as the time base error detector 6 explained in the first embodiment. Time base error information EouT produced from the time base error detector 81 is applied to an interpolation filter 89.
Digital signals are sequentially applied to a multi plexor 88 from the memories 78 and 79 in accordance with the read addresses produced from a read address generator 87. The read address generator 87 produces a read address by the clock produced from the frequency divider 84. For example, when the clock frequency is 13.5 MHz, 1H becomes 858 samples. Therefore, after the 858 data is read, the address is reset to the header address of the next line memory. A signal is applied from the multiplexor 88 to the interpolation filter 89 after interpolating the amplitude of the input signal based on the time base error informal ton obtained from the time base error detector 81.
The principle of the interpolation filter 89 will be briefly explained below. An output V(t) from the inter polation filter 89 at a desired time t is obtained from a near sample value V(KT) by the following expression:
V(KT). S( -KT)
where T is a sampling interval and S(t) is an interpola tion function having an impulse response of a cosine variations by using an interpolation filter on the same clock. Further, it is possible to reduce the scale of the circuits by having the interpolation filter 89 of a rela tively large circuit scale structured to process time-base multiplex signals.
In the first embodiment of the present invention, the interpolation filter 9 has a structure of the FIR filter. However, the interpolation filter 9 may also be realized by the IIR filter structure which can vary the group delay by controlling cyclic coefficients, instead.
In the first and second embodiments of the present invention, the case of interpolating from four samples near the time of interpolation has been explained. How ever, the number of sample data to be used for the inter polation is not limited. signal in a digital signal by an arithmetic operation, and outputs time base errors to be corrected for each time when said detected horizontal synchronizing signal is received by using an output from said time base error calculating circuit. 4. A time base corrector according to claim 1, wherein said time base error detector comprises: a time base error calculating circuit for obtaining and output ting a time base error smaller than one clock time of said clock signal in a digital signal by an arithmetic opera tion; and a velocity error detector for obtaining an error from a fixed predetermined reference horizontal scan ning time by using an output from said time base error calculating circuit; and produces output time base er rors to be corrected for each clock time of said clock signal by using an output from said time base error calculating circuit and an output from said velocity error detector. k sk k k
